

**WHAT IS CLAIMED IS:**

1 1. A processor comprising:  
 2 a register file including a plurality of registers; and  
 3 a functional unit coupled to the register file, the functional unit that executes  
 4 an instruction operating upon a plurality of registers in the register file,  
 5 the instruction in which a register specifier is implicitly derived, based  
 6 on another register specifier.

1 2. A processor according to Claim 1 further comprising:  
 2 a decoder coupled to the functional unit and coupled to the register file, the  
 3 decoder implicitly deriving a register specifier based on an explicitly-  
 4 specified register specifier of the instruction.

1 3. A processor according to Claim 1 wherein:  
 2 the register specifier is implicitly derived by adding one to an explicitly-  
 3 defined register specifier.

1 4. A processor according to Claim 1 wherein the processor is a Very Long  
 2 Instruction Word (VLIW) and further comprising:  
 3 a register file including a plurality of register file segments;  
 4 a plurality of functional units, ones of the plurality of functional units being  
 5 coupled to and associated with respective ones of the register file  
 6 segments.

1 5. A processor according to Claim 1 wherein:  
 2 the instruction is that a multiply-add instruction uses an implicitly-derived register specifier and has  
 3 a form of:

*multiply/add.*  
 muladd rs1, rs2, rd,

and performs an operation specified by the equation:

$$rd = (rs1 * [rs1+1]) + rs2,$$

09204479.1 020399

where the term [rs1+1] designates data contained within the register following the explicitly-defined register rs1.

6. A processor according to Claim 1 wherein:

*the instruction is that*  
a bit extract instruction uses an implicitly-derived register specifiers and has a form of:

bitext rs1, rs2, rd,

and performs an operation of extracting bits from even-aligned pairs of registers r[rs1] and [rs1+1] where the term [rs1+1] designates data contained within the register following the explicitly-defined register rs1.

7. A processor according to Claim 1 wherein:

*the instruction is that*  
a call instruction uses an implicitly-derived register specifiers and has a form of:

call label,

causing a control transfer to an address specified by a label operand, the address of the instruction word following the instruction word begun with the call instruction is held in an alias register, an assembler using an alias link pointer lp for the alias register.

8. A processor according to Claim 1 wherein:

*the instruction is that*  
a double-precision floating point add instruction uses an implicitly-derived register specifiers and has a form of:

dadd rs1, rs2, rd,

and performs an operation specified by the equation:

$(rd, [rd+1]) = (rs1, [rs1+1]) + (rs2, [rs2+1]),$

where the terms (rs1, [rs1+1]), (rs2, [rs2+1]), and (rd, [rd+1]) designate double-precision words.

1 9. A processor according to Claim 1 wherein:

2 *Sub 037 the instruction is* a double-precision floating point compare instruction *that* uses an implicitly-  
3 derived register specifiers and has a form of:

4 dcmpcc rs1, rs2, rd,

5 and performs an operation of comparing data in registers (rs1, [rs1+1])

6 with data in registers (rs2, [rs2+1]) and storing a result in

7 registers (rd,[rd+1]) where the terms (rs1, [rs1+1]), (rs2,

8 [rs2+1]), and (rd, [rd+1]) designate double-precision words, and

9 cc designates a condition code including equal, less than, and

10 less than or equal to conditions.

1 10. A processor according to Claim 1 wherein:

2 *the instruction is* a double-precision floating point multiply instruction *that* uses an implicitly-  
3 derived register specifiers and has a form of:

4 dmul rs1, rs2, rd,

5 and performs an operation specified by the equation:

6  $(rd, [rd+1] = (rs1, [rs1+1]) * (rs2, [rs2+1]),$

7 where the terms (rs1, [rs1+1]), (rs2, [rs2+1]), and (rd, [rd+1]) designate

8 double-precision words.

1 11. A processor according to Claim 1 wherein:

2 *Sub 64 the instruction is* a double-precision floating point subtraction instruction *that* uses an implicitly-  
3 derived register specifiers and has a form of:

4 dsub rs1, rs2, rd,

5 and performs an operation specified by the equation:

6  $(rd, [rd+1] = (rs1, [rs1+1]) - (rs2, [rs2+1]),$

7 where the terms (rs1, [rs1+1]), (rs2, [rs2+1]), and (rd, [rd+1]) designate

8 double-precision words.

12. A processor according to Claim 1 wherein:

*the instruction is that*  
 a pack instruction uses an implicitly-derived register specifiers and has a form of:

pack rs1, rs2, rd,

and operates upon a register pair (rs1, [rs1+1]) as four signed 16-bit operands, and shifts the four operands right by a value designated by the register specified by rs2, clips the shifted 16-bit operands within defined limits and stores the clipped 16-bit operands in a register pair (rd, [rd+1]).

13. A processor according to Claim 1 wherein:

*the instruction is that*  
 a double-precision floating point conversion instruction uses an implicitly-derived register specifiers and has a form of:

dtox rs1, rd,

and performs an operation of converting a double-precision floating point value to a specified format x, the format x including a single-precision floating point format (dtof), an integer format (dtoi), and a long integer format (dtol).

14. A processor according to Claim 1 wherein:

*the instruction is that*  
 a double-precision floating point absolute value instruction uses an implicitly-derived register specifiers and has a form of:

dabs rs1, rd,

and performs an operation of converting a double-precision floating point value in a register pair (rs1, [rs1+1]) to an absolute magnitude in a register pair (rd, [rd+1]).

15. A processor according to Claim 1 wherein:

*the instruction is that*  
 a double-precision floating point negative value instruction uses an implicitly-derived register specifiers and has a form of:

4 dneg rs1, rd,

5 and performs an operation of converting a double-precision floating  
6 point value in a register pair (rs1, [rs1+1]) to a negative  
7 magnitude in a register pair (rd, [rd+1]).

1 16. A processor according to Claim 1 wherein:

2 *the instruction is* a double-precision floating point set limit instruction *that* uses an implicitly-  
3 derived register specifiers and has a form of:

4 dlim rs1, rs2, rd,

5 and performs an operation of setting a double-precision destination  
6 register (rd, [rd+1]) to the maximum of a double-precision first  
7 source register (rs1, [rs1+1]) and a double-precision second  
8 source register (rs2, [rs2+1]), or setting the double-precision  
9 destination register (rd, [rd+1]) to the minimum of a double-  
10 precision first source register (rs1, [rs1+1]) and a double-  
11 precision second source register (rs2, [rs2+1]),  
12 where the terms (rs1, [rs1+1]), (rs2, [rs2+1]), and (rd, [rd+1])  
13 designate double-precision words.

1 17. A processor according to Claim 1 further comprising:

2 a decoder coupled to the functional unit and coupled to the register file, the  
3 decoder implicitly deriving a register specifier based on an explicitly-  
4 specified register specifier of the instruction and generating a first  
5 pointer to the explicitly-specified register and a second pointer to the  
6 implicitly-derived register.

1 18. A processor according to Claim 1 further comprising:

2 a decoder coupled to the functional unit and coupled to the register file, the  
3 decoder implicitly deriving a register specifier based on an explicitly-  
4 specified register specifier of the instruction and generating a first  
5 pointer to the explicitly-specified register and a second pointer to the  
6 implicitly-derived register.

866021-5240250

*sub  
of  
65*

0000021 62440260

1 19. A processor according to Claim 1 further comprising:  
 2 a pointer coupled to the register file and designating a register in the register  
 3 file, the pointer including a signal indicative of selection of a  
 4 implicitly-derived register, the register file generating two pointers, one  
 5 directed to the explicitly-specified register and a second directed to the  
 6 implicitly-derived register when implicit derivation of a register  
 7 specifier is selected.

1 20. A method of operating a processor comprising:  
 2 storing information in a register file including a plurality of registers;  
 3 executing instructions in a functional unit coupled to the register file and  
 4 operating upon a plurality of registers in the register file;  
 5 explicitly defining a register specifier of a register operated upon during  
 6 executing of the instruction; and  
 7 implicitly deriving a register specifier based on the explicitly defined register  
 8 specifier.

1 21. A method according to Claim 20 further comprising:  
 2 decoding an instruction; and  
 3 deriving, during decoding of the instruction, a register specifier based on an  
 4 explicitly-specified register specifier of the instruction.

1 22. A method according to Claim 20 further comprising:  
 2 implicitly deriving the register specifier by adding one to an explicitly-defined  
 3 register specifier.